This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83822H: DP83822H

Part Number: DP83822H

Hi All,

We are using DP83822 in our product interfacing it to imx7 MAC using linux driver. We want PHY DP83822 to operate in RMII master mode. 

I have set following values in  REG 0X17 = 0x61 and 0x0462 = 0x4300. I read back the values from PHY and they are coming to be same as set.

However I dont get any clock on RX_D3 / GPIO_3 Control pin.

How can I be sure that DP83822 is in RMII master mode and what can be the possible reason I am not getting clock?

Thanks & Regards,

Asma

  • Hi Asma,

    Are you using the TI Linux driver for DP83822 or a generic phy driver? 0x0462 is in extended register space and needs extended register space access method in order to read/write to it. This is implemented in the TI Linux driver but if you are using a custom driver then can you check if this is accounted for?

    What are you using for the reference clock input?

    -Regards

    Aniruddha

  • Hi Aniruddha,

    Thanks for quick reply. I am using DP83822 phy driver, from this link

    https://elixir.bootlin.com/linux/latest/source/drivers/net/phy/dp83822.c

    is it the correct one?

    I configured register 0x0462 IO MUX GPIO Control Register #1 (IOCTRL1) and RCSR(00x17) for RMII master mode with Reference Clock: 50-MHz

    Values in IOCTRL1 = 0x4300 and RCSR = 0x0061

    
    

    There has been update:

    Now I am getting clock on GPIO3 - but it is 6.25 MHz, I am expecting 50 Mhz clock.

    What more configuration, do I need to do?

    Device tree and schematic for reference:

    &fec2 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_enet2>;
    phy-mode = "rmii";
    phy-handle = <&ethphy1>;
    status = "okay";

    mdio {
    #address-cells = <1>;
    #size-cells = <0>;

    ethphy1: ethernet-phy@0 {
    compatible = "ethernet-phy-ieee802.3-c22";
    reg = <1>;
    };
    };
    };

    For reference clock input, we are using 25Mhz crystal oscillator across XI and X0 pins. Below is our schematic.

    Regards,

    Asma

  • Hello All,

    Can someone from TI please reply and help.

    Regards,

    Asma

  • Hi Asma,

    The values that you are programming to register 0x462 and 0x17 are correct. Earlier you had mentioned that there was not clock output on GPIO3 and in your update you said that now there is a 6.25MHz signal present on GPIO3. What changed between your initial post and update?

    Can you also read back the register status of 0x00, 0x01, 0x04, 0x09, 0x10, 0x11, 0x12, 0x13, 0x17, 0x19, 0x462, 0x467, 0x468?

    -Regards

    Aniruddha

  • Hi Asma,

    I will close this thread for now, kindly post a new thread if there are any updates on this issue.

    -Regards

    Aniruddha