• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 265 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TLK110 MDIO communication trouble

TLK110: Power on issue with TLK 110

Bob Grice
Prodigy 140 points
Part Number: TLK110

Hi,

We are experiencing the same issue as described in 

https://e2e.ti.com/support/interface/f/138/p/331181/1154344?tisearch=e2e-sitesearch&keymatch=ethernet%2525252520forum#1154344

The problem appears to occur in batches of boards, and seems to occur most reliably in the temperature range 38 to 48C.  We are powering from a single 3V3 supply which has a rise time of ~100us, and the reset signal to the PHY is asserted for >80ms after the 3V3 is stable. 

We can't see any significant differences on the PHY pins in the cases where the device does not reset correctly.

Can you detail how the issue was resolved with your earlier customer please.

  • 0
    TI__Mastermind 26320 points

    Hi,

    Few questions:

    1. Do you see RX_CLK coming out ?

    2. Is Clock available to PHY before the Power is applied ?

    3. Have you tried ramping the 3V3 faster ?

    Regards,

    Geet

  • 0 in reply to Geet Modi
    Prodigy 140 points

    Hi Geet,

    In answer to your questions :

    1. When the TLK resets successfully we see RX_CLK  coming out as soon as  CLK on X1 is applied, on failure the RX_CLK sits at about 1.3V.

    2. Our CLK to the TLK (on X1) comes from an FPGA and sits at 0V until the FPGA has been configured; the CLK starts about 1.25 Seconds after the 3V3 is applied.

    We attempted applying an extra reset pulse after the clock had started in the case where the TLK had not reset, but this did not make any difference in that the TLK did not start after the reset was removed.

    3. Unfortunately we can't ramp the 3V3 any faster than the present 100us because of consideration of maximum supply ramp rates to other parts on the same supply.

  • 0 in reply to Bob Grice
    TI__Mastermind 26320 points

    Thanks for the details. 

    On step 2, if you provide  clock before Power Supply is ramped as specified in datasheet, do you still see the issue ?

    Regards,

    Geet

  • 0 in reply to Geet Modi
    TI__Mastermind 26320 points

    Hi,

     

    I am closing this thread. In case you need further assistance, please open new thread and provide reference to this thread.

     

    Regards,

    Geet