This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: SN65MLVD200A
I have a multi-drop M-LVDS network prototyped with 4-layer boards with a clock transceiver and a data transceiver for each of 19 nodes. The transmission line is CAT 5e with 100 ohm terminations at each end. The length of twisted-pair wiring is approximately 7" between nodes. The two nodes at each end of the network are attached to microcontrollers, for at total of four microcontroller. Each microcontroller has a SPI-master only driver that connects to the transmitter MLVDS ICs one each for clock and data, and each microcontroller has a SPI-slave only receiver that is connected to the MLVDS receiver. With a clock of 80MHz (12.5ns bit time) I am seeing a longer delay for the data than the clock, 6ns on the differential side and an additional 2ns from single-ended transmit signal to received single-ended signal when compared to the clock. The difference in length between the twisted pairs due to different twists per foot (21 vs 32) doesn't account for the 6ns delay as its only ==. I expect to see similar delays on clock and data signals. The result is a large number of CRC errors due to the data shifting a bit time. Do you have any ideas why this is happening and how to prevent it?
can you provide a block diagram?
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Brian Zhou:
M-LVDS TEST PLATFORM BLOCK DIAGRAM.pdf
I have uploaded a block diagram. Since submitting this the two transceiver boards at each end were reworked to swap the CLK and DATA. The delay is now 27ns for both clock and data. I suspect a cold solder joint. Do you believe this is a valid implementation of the M-LVDS technology?
In reply to Kent Butler:
Your block diagram looks similar to the configuration in section 10.2 of the datasheet, so it should be a valid implementation.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.