This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: DS90UH941AS-Q1
I want to confirm :
1. Pclk can be configured as Fdsi*Ndsi_lanes*M/(12*N) in DSI reference clock mode, right?
2. Pclk can be configured as REFCLK0*M/N in External Reference Clock Mode, right?
Technically yes, number 1 is possible and number 2 is possible in splitter mode. However there is some complication here because when the DSI bit clock and the FPD III bit clock do not match, the device will add and remove some horizontal blanking in order to keep the video FIFO from overflowing or under-running. This is a complicated topic which we will generate an app note about in the future. For the time-being if you could give us some specifics on what clock rates you are trying to achieve we can test the situation and provide feedback.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Casey McCrea:
thanks for quick feedback during Christmas holiday.
I will feedback you DSI clk and Pclk after customer make decision.
For external reference clock mode, they want to choose external clock 125MHz, Pclk 100MHz for splitter mode, is it OK?
In reply to Ryan Wang:
if you can make sure that the PCLK freq. is 100MHz, you can select the external PCLK as 100MHz as well, and the freq. accuracy is <+/-50PPM.
In reply to Junqiang Shi:
What do you mean by 100MHz splitter mode? Is the customer planning to drive two separate displays? Can you provide a block diagram with resolutions and PCLKs?
thanks for your feedback. Attached is whole block and parameter. Could you help to check whether it is OK.DS90uh941-948block.pptx
This configuration is ok assuming they are using 4 DSI lanes. For PCLK from DSI clock mode the formula for PCLK is found in datasheet section 184.108.40.206.1
So 300MHz is correct for the DSI clock. For the external REFCLK I would suggest choosing 100MHz for the oscillator to avoid complication with M/N dividers. Since the M/N value is non-integer, it will introduce more jitter into the FPD-Link channel so 100MHz oscillator would be better.
Also for future reference, what is shown in your diagram is called "Dual FPD-Link" mode, not "Splitter" mode. Splitter mode is used for splitting one superframe image to two different displays.
Thanks a lot for your help
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.