This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS250DF230: SMBus Switching Characteristics (Slave Mode)

Guru 29690 points
Part Number: DS250DF230

Hi Team,

DS250DF230 datasheet shows the following about SMBus Switching Characteristics (Slave Mode).

tHD_DAT: 0.75ns (typ)
tSU_DAT: 100ns (typ)

Could you let me know these minimum value?

Best Regards,
Yaita

  • Hi Yaita,

    I've included below for ease of reference the corresponding AC electrical parameters spec table from SMBus. As seen below the typical values from the datasheet correspond to the minimum values from the spec. Though listed on typical column these limits represent the minimum values. As these timing parameters are not tested in production TI guidelines prevent us from listing them on the "minimum" column in the datasheet.

    Table 2. SMBus AC specifications

     

    Symbol

    Parameters

    100 kHz

    Class

    400 kHz

    Class

    1 MHz

    Class

    Units

    Comments

    Min

    Max

    Min

    Max

    Min

    Max

    fSMB

    SMBus Operating Frequency

    10

    100

    10

    400

    10

    1000

    kHz

    See Note 1

    tBUF

    Bus free time between STOP and START Condition

    4.7

    1.3

    0.5

    µs

    tHD:STA

    Hold time after (REPEATED) START Condition

    4.0

    0.6

    0.26

    µs

    After this period, the first clock is generated

    tSU:STA

    REPEATED START Condition setup time

    4.7

    0.6

    0.26

    µs

    tSU:STO

    STOP Condition setup time

    4.0

    0.6

    0.26

    µs

    tHD:DAT

    Data hold time

    0

    0

    0

    ns

    See Note 2

    tSU:DAT

    Data setup time

    250

    100

    50

    ns

    tTIMEOUT

    Detect clock low timeout

    25

    35

    25

    35

    25

    35

    ms

    See Note 3

    tLOW

    Clock low period

    4.7

    1.3

    0.5

    µs

    tHIGH

    Clock high period

    4.0

    50

    0.6

    50

    0.26

    50

    µs

    See Note 4

    tLOW:SEXT

    Cumulative clock low extend time (slave device)

    25

    25

    25

    ms

    See Note 5

    Cordially,

    Rodrigo Natal

    HSSC Applications Engineer