DP83822IF: DP83822 COL pin behave abnormal

Intellectual 1620 points

Replies: 18

Views: 103

Part Number: DP83822IF

Hi team,

My customer use DP83822I and found an issue. For bootstrap mode COL pin, customer use default mode -- MODE 4 , without external pull up or pull down. So based on below Table 10, the voltage of COL shall be high VDDIO . But customer measured the voltage of COL, and found during reset stage, the COL is High, but after reset de-assert, the voltage of COL become and keep low. So what's reason?

18 Replies

  • Hi Garrick,

    I do not see the images that you have tried to share. Can you please send the diagrams again?

    Thanks,

    Cecilia

  • In reply to Cecilia Reyes:

    The table 10 is the datasheet's. And the waveform is below. As you can see, when reset is de-asserted, the COL pin go to low. But from datasheet table 10, the mode 4 the COL shall be high VDDIO.

  • In reply to Garrick Dai:

    Can you please share the register dump for this device? 0x0-0x1f As well as 0x467. I'd like to confirm the strap status of COL pin

    Thanks,

    Cecilia

  • In reply to Cecilia Reyes:

    Please check below table for reg value, in which record both reg data in abnormal and normal situation. Customer only record 0x00~0x1f. .

    Reg Abnormal Normal Abnormal
    0X0000 3 1 0 0 3 1 0 0 3 1 0 0
    0X0001 7 8 4 9   7 8 6 13   7 8 6 9
    0X0002 2 0 0 0 2 0 0 0 2 0 0 0
    0X0003 10 2 4 0 10 2 4 0 10 2 4 0
    0X0004 0 1 14 1 0 1 14 1 0 1 14 1
    0X0005 0 0 0 0 12 1 14 1 12 1 14 1
    0X0006 0 0 0 4 0 0 0 15 0 0 0 15
    0X0007 2 0 0 1 2 0 0 1 2 0 0 1
    0X0008 0 0 0 0 4 0 0 0 4 0 0 0
    0X0009 0 0 0 0 0 0 0 0 0 0 0 0
    0X000A 0 1 0 0 0 1 0 0 0 1 0 0
    0X000B 1 0 0 0 1 0 0 0 1 0 0 0
    0X000C 0 0 0 0 0 0 0 0 0 0 0 0
    0X000D 0 0 0 0 0 0 0 0 0 0 0 0
    0X000E 0 0 0 0 0 0 0 0 0 0 0 0
    0X000F 0 0 0 0 0 0 0 0 0 0 0 0
    0X0010 1 0 0 2   4 10 1 5   0 8 1 5
    0X0011 0 1 0 8 0 1 0 8 0 1 0 8
    0X0012 4 0 0 0   6 4 0 0   6 6 0 0
    0X0013 0 2 0 0 2 8 0 0 2 8 0 0
    0X0014 0 0 0 0   0 0 7 14   0 0 0 0
    0X0015 0 0 0 0 0 0 0 0 0 0 0 0
    0X0016 0 1 0 0 0 1 0 0 0 1 0 0
    0X0017 0 0 4 1 0 0 4 9 0 0 4 9
    0X0018 0 4 0 0 0 4 0 0 0 4 0 0
    0X0019 8 0 0 2 8 12 0 1 8 12 0 1
    0X001A 0 0 1 0 0 0 0 0 0 0 0 0
    0X001B 0 0 7 13 0 0 7 13 0 0 7 13
    0X001C 0 5 14 14 0 5 14 14 0 5 14 14
    0X001D 0 0 0 0 0 0 0 0 0 0 0 0
    0X001E 0 1 0 2 0 1 0 2 0 1 0 2
    0X001F 0 0 0 0 0 0 0 0 0 0 0 0
      14 10 0 1 14 10 0 1 14 10 0 1
      14 14 0 2 14 14 0 2 14 14 0 2
  • In reply to Garrick Dai:

    Garrick - Can you explain what normal and abnormal situation is?

    Does that mean in normal situation COL pin stays high?

    It looks like in abnormal situation there is no link between the devices is that because you have recorded the readings during reset?

    I need register 0x467 because it will tell me the status of the strap pins. 

    Thanks

    Cecilia

  • In reply to Cecilia Reyes:

    Hi Cecilia,

    No, COL pin behave same(high go to low after reset) for both normal and abnormal situation. The normal means the PHY can work normally after power on and the abnormal means the PHY disconnect. The issue now is, if config Mode 4, whether or not the COL behave(high go to low after reset) is ok and why. Thanks.

  • In reply to Garrick Dai:

    Hi Garrick - I will need to reach out to my team to understand the COL behavior after reset. I see that you have linked to a similar E2E thread. Let me get back to you by EOD tomorrow and understand the answer from the previous post.

    Can you please also share reg 0x467 at your convenience? 

    Thanks,

    Cecilia

  • In reply to Cecilia Reyes:

    Hi Garrick

    We have confirmed in the lab in the past to understand the status of COL and it looks like the COL pin is internally pulled-up.

    Just to confirm again, when you are checking this pin’s internal pull, there are no external pulls attached to this pin and you are holding the device in reset?

    Thanks,

    Cecilia

  • In reply to Cecilia Reyes:

    Hi Cecilia,

    The device COL pin is left open, without any external pull up or pull down, because customer need config Mode 4. The issue is, COL pin will become from HIGH to LOW after reset (not during reset).

    BTW, I checked datasheet 7.7 and found  -- From reset state until the device latches the boot pins only takes 120ns +64ns for the device to switch into the HW function of the pin. So I am not sure if the COL pin only keep HIGH during reset time and T3 timing, after that, the COL pin become MII COL functional pin and change to LOW. Is this correct understanding or not?

  • In reply to Garrick Dai:

    Hi Garrick,

    Do you have another device or EVM you can test that confirms this theory? I am wondering if other devices are also affected and that you see the same phenomenon. 

    Thanks,

    Cecilia