Part Number: TMUXHS4212
We have a system where we have to connect a ZynQ ultrasclae EVK to 6 nos of Spartan 6 FPGA through asynchronous LVDS (Tx&Rx) running at 100 Mbps (50MHz), DC coupling mode ( no ac caps or no DC bias). So we have a multi stage MUX/DEMUX setup using MAX9394. In this case, only one spartan FPGA is connected to ZynQ MPSoC EVK. All these 6 Spartan FPGA's are independently powered. So the one of the six FPGA, actively connected to ZynQ EVK is only powered. During that time , the inactive LVDS channels of MUX/DEMUX configuration using MAX9394 have Vcom=1.2V in their pins. We would like to prevent this voltage into the IO's of unpowered Spartan 6 FPGA's for its safety.
So that we would like to use TMUXHS4212 MUX chipset in between MUX/DEMUX setup and spartan 6 FPGA's to prevent the Vcm voltage during power off condition of the spartan FPGA. For the connection we use A-B or B-A ( TMUXHS4212 is bidirectional) channel to connect the MUX/DEMUX config to Spartan 6 FPGA's . The C channel of TMUXHS4212 is un connected. So our plan is to make A-B or B-A of TMUXHS4212 during normal working, and use A-C or C-A during unpowered condition of Spartan 6 FPGA. Since TMUXHS4212 is a passive differential switch; we expect, it can prevent the Vcm voltage into the IO's of unpowered spartan 6 FPGA.
This is our idea, can you comment/confirm whether this configuration of TMUXHS4212 is work for this application. If any other part other theTMUXHS4212 can be used for this, please let us know.
Sample schematic and Block diagram attached.
regards,TI Query- preventing Vcom to FPGA while unpowered conditions.pdf
it should work, HD3SS3212 should work too,
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Brian Zhou:
So, it should work with direct coupled LVDS mode, and it will prevent the VCM= 1.2 V from the LVDS buffer to the unpowered FPGA IO's using the mentioned configuration. Thanks for confirming this.
One more point. We expect both 1.8V and 3.3V as VCC will be OK for this application ( Vcm=1.2V, Vdiff=350mV)
In reply to Ashno James:
both device is 3.3v supply, 1.2v common mode will pass though.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.