Part Number: DS90UB960-Q1
Hi TI Support Team
I want to know which parameter used verify 960 FPDLINK forward channel performance.
From datasheet description, the CML out can used to monitor the total jitters so the min eye width is 0.35UI,that means it allow the max jitter is 1-0.35=0.65 UI.
but the input jitter requirement from datasheet: max 0.4 UI for CDR and PLL of the receiver to track and recover the incoming serial data stream.
Do you means the 1 - 0.4UI (total jitter) =0.6 UI for clean eye diagram. But the mini eye width is 0.35 UI. So we have 0.25UI margin. Is it correct?
CML output requirement: (1). CMLOUT supplies a buffered loop-through output driver to observe the jitter after equalization.
(2). CMLOUT monitors the post EQ stage, thus providing the recovered input of the deserializer signal.
(3). The measured serial data width on the CMLOUT loop-through is the total jitter including the internal driver, AEQ, back channel echo, and so forth.
(4). CMLOUT eye opening of at least 0.35 UI suggests that the forward channel signal integrity is likely acceptable.
Input jitter requirement:
(1) Chapter 6.6 AC EC : tiJIT = 0.4UI max
Add figure in below.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to yutai li:
Let me follow up internally on the 960 jitter requirements. But instead of looking at the CMLOUT signal, a faster, more reliable way to verify link is to run the margin analysis tool. This test directly checks the forward channel link and avoids any user measurement errors.
Check out the app note here
In reply to Jiashow Ho:
Thanks for your comments. Please help clarify below query.
1. 960 input jitter requirement.
2. CML OUT test condition : how many UI need used for eye diagram to measurement eye width from oscilloscope persistence mode.
3. Does the CML out eye width with the BER of E-12 (bit error rate @ 10^-12) from datasheet?
4. Do you have any application notes about how to CML out test setup.
Please give me some time to look into this.
I've verified with my team. The jitter requirement at the input of the 960 device is 0.4UI. On the CMLOUT, you should measure at least 0.35UI of eye opening. The CMLOUT has more lenient jitter requirement because the EQ circuitry may introduce more jitter to the signal, which gets extracted by the CDR.
We have instructions on how to measure CMLOUT jitter from our validation team. If you send me a private message with your email, I can share it with you.
Once again, I'd like to empathize that MAP tool is an easier way to diagnose and test the health of the link.
I put your comments in below in below and please share the CMLOUT instructions to firstname.lastname@example.org
Do you have any comments about the item 2 and item 3. Does it include in your CMLOUT instructions ?
Jiashow: 960 device is 0.4UI. CMLOUT need 0.35UI of eye opening
Jiashow: We have instructions on how to measure CMLOUT jitter from our validation team.
It's based on BER of 10^-12.
Duration for the test depends on system target confidence level. For example, 12.5 minutes for 95% confidence. You can calculate it based on your confidence level.
Please send your instructions on " how to measure CMLOUT jitter from our validation team" to me.
Question: How about your typical characteristics the TJ@BER1 Eye diagram. Does this figure eye width based on BER of 10^-12 ?
I don't find any description from datasheet.
I just sent you an email.
Yes, it's based on BER of E-12
I will discuss with you in mail.
Thanks for your support.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.