ISO5852SEVM: Voltage limitation and PDF of layout

David Merrill

Intellectual 2305 points

Part Number: ISO5852SEVM

On the ISO5852SEVM, what’s limiting the Vdc to go over 500V? Is it the TO-220 package through holes?

Can you please share the layout of the board in PDF?

over 6 years ago

0 Don Dapkus over 6 years ago

TI__Guru**** 189399 points

Hey David,

Great to hear from you!

Where did you see the 500V warning? The board says 50V max on it.

I’ll see if I can find the layout in pdf for you.

0 David Merrill over 6 years ago in reply to Don Dapkus

TI__Intellectual 2305 points

Sorry, I believe it's a typo. What is causing the 50V limit?

0 David Merrill over 6 years ago in reply to David Merrill

TI__Intellectual 2305 points

Any update on this one?

0 Xiong Li over 6 years ago in reply to David Merrill

TI__Intellectual 1665 points

Hi David,

The 50V limit is set by the clearance of PCB traces.

With regards,

Xiong

0 David Merrill over 6 years ago in reply to Xiong Li

TI__Intellectual 2305 points

Any update on providing the layout?

0 Don Dapkus over 6 years ago in reply to David Merrill

TI__Guru**** 189399 points

Hi David,

I couldn't find the pdfs, but here are the Gerbers which should be better anyway.

If this resolved the issue, please log in and click the Green button. Thank you!

INT0107C_Gerbers.zip

0 Rais Miftakhutdinov over 6 years ago in reply to Don Dapkus

TI__Prodigy 335 points

Hi David,

I have all layers in pdf. This is 4-layer board.
However I'm not able to upload these files.
Let me know and I just e-mail it to you directly.

Regards,

Rais

Interface

Interface forum

ISO5852SEVM: Voltage limitation and PDF of layout