• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 15 subscribers
  • Views 250 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ISO1640: ISO1640

pierre bruot
Prodigy 20 points
Part Number: ISO1640

Dear Support,

Could you provide us the relation between the maximum value of the capacitor on SDA2 and SDCL2 lines and the data rate on them? (the same for SDA1 and SDCL1).

I think about the capacitor between lines and related GND (GND2 or GND1).

Have you got any document about acceptable filtering (capacitor, inductance, resistor, etc) we can add on those lines  related to the data rate?

Best regards.

Pierre Bruot

  • 0
    TI__Genius 17100 points

    Hi Pierre,

    Thank you for posting, and welcome to E2E! Since the pull-up resistance on an I2C bus combines with the bus capacitance to create an RC delay on signal rise times, we normally calculate the maximum data rate a bus can support as a factor of the pull up resistance as well as the expected bus capacitance.

    Pull-up resistors are usually the easiest component to change on an I2C bus, so lower resistances can be used to support higher data rates and bus capacitances, as written in the I2C Bus Pullup Resistor Calculation (SLVA689) application report, liked here: https://www.ti.com/lit/slva689

    Please refer to the steps and equations in the app report linked above, and let us know if you have any follow up questions.

    Respectfully,
    Manuel Chavez