• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 15 subscribers
  • Views 321 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ISO1176: About A,B,D pin status in logic side power supply = 0V condition

Tsukui Yusuke
Guru 21930 points
Part Number: ISO1176

Hi,

I use this device under the following conditions:
・Logic side power supply=3.3V
・Bus side power supply=5.0V

However, there are situations where the logic side power supply is not applied, such as during power supply startup.
In this case, is the correct understanding that the driver side is HiZ and the receiver side is HiZstatus?
・Logic side power supply=3.3V
・Bus side power supply=5.0V

Configuration is below.

PLD⇔ISO1176D

If PLD Logic is turned off and PLD is turned off,
I am worried that indefinite data will be generated on the BUS side and Logic out put side.
And I am wary that Logic indeterminate output data will damage PLD.

Could you give me your advice？

Best Regards,
Yusuke

  • 0
    TI__Mastermind 49445 points

    Hi Yusuke-san,

    The device function tables Table 1 & Table 2 in section 9.4 of ISO1176 datasheet list out various functional modes under various situation. This also cover the situation that you have described in your post.

    When VCC1 is un-powered, the bus outputs A & B and also R output will be in high impedance state as also described in the Function Tables. I hope that answers your question, thank you.

    Regards,
    Koteshwar Rao