• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 13 subscribers
  • Views 374 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ISO6721-Q1: Does "2 mm maximum from VCC1" shown in "Layout Example" mean that 0.1uF must be within 2mm away from VCC1 pin?

Yoshiki Ochi
Genius 9455 points
Part Number: ISO6721-Q1

Hi team, 

Does "2 mm maximum from VCC1" shown in "Layout Example" mean that 0.1uF must be within 2mm away from VCC1 pin?
I guess that the closer to VCC1 0.1uF capacitor is, the better layout or noise performance is.

I found that "2 mm maximum from VCC2" in figure 9-2 and figure 11-1.
I just confirm my understanding is correct.

Regards,
Ochi

  • 0
    TI__Guru 55815 points

    Hi Ochi-san,

    Yes, your understanding is correct. The 0.1µF decoupling capacitor should be placed as close as possible and preferably within 2mm distance to device supply pins (VCC1/GND1 and VCC2/GND2). Like you have mentioned, the closer the capacitor is to supply pins the better it is for device transient performance. Thanks.

    Regards,
    Koteshwar Rao