Part Number: ISO7720
Through RJ45 and two groups of unshielded twisted pair, we transmit LVDS‘s clock and data。
when use ISO7720LL one time as isolation ship。The frequency of 20Mbps is good，but the frequency of 25Mbps is bad，the bit error rate is very high。
Is this problem caused by the impedance discontinuity of the cable and PCB ?
As shown in the figure below, when use ISO7720LL two times as isolation ship。No matter how low the frequency is, the bit error rate is very high?
Is this method of two times isolation correct？
The image did not attach. See [FAQ] How to insert an image in your forum post.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Clemens Ladisch:
Thanks for posting your question on E2E and thanks Clemens for your response.
As Clemens stated, please follow the guidelines when attaching your images.
In addition, please be sure to include a high level block diagram of your system and the necessary waveforms to debug your problem. Having the LVDS differential waveforms at the near end transmitter, input of the isolator, the output of our isolator and the input of the far end receiver would be helpful to determine the cause of your system bit errors.
In reply to Dushmantha Rajapaksha:
I just wanted to check back to see if you are still facing any issues.
From the above discussion, I understand that you were able to achieve 20Mbps datarate when using one ISO7820LL device while couldn't achieve 25Mbps. When two ISO7820LL devices, you observed high bit error rate irrespective of datarate.
Please note that it would be necessary to understand your system better and the way you are using isolators to be able to understand the situation better and try debug. It is also important to note that LVDS is only a physical layer and the actual implementation or protocol can have significant dependency on the maximum datarate that can be achieved on a physical layer. For example, if you were to use multiple LVDS physical layer channels to achieve SPI communication then your SPI speed would be limited to ~15 MHz. Hence, based on the protocol that you are trying to follow, the actual speed can be quite different. Hence, please do share all the requested information to help you better.
Since we didn't hear from you in a while, I will go ahead and close this post hoping that you have resolved the issues yourselves. If you are still facing issues, then please respond back with requested information to support you better. Thanks.
In reply to Koteshwar Rao:
Through clock signal，we serial read data signal.
In reply to user5922017:
In theory, the ISO7820LL as shown above should work.
To repeat the earlier request: Having the LVDS differential waveforms at the near end transmitter, input of the isolator, the output of our isolator and the input of the far end receiver would be helpful to determine the cause of your system bit errors.
Please do share more information as requested in earlier posts to be able to debug the issue better, thanks.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.