This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Low-Crank Conditions of Idle Stop System for Automotive

Other Parts Discussed in Thread: TPS55065-Q1, TPIC74100-Q1

We can see the waveform of Input Voltage Excursions of Figure 16 of TPIC74100-Q1, and Figure 15 of TPS55065-Q1. Are there any spec. or standard for Low-Crank Conditions?

and, please let me know output load condition of the waveform of Input Voltage Excursions.

 

  • I am not aware of a SIA or JEDEC specification for Low-Crank Conditions and requirements vary by customer. The most common low voltage requirement is around 6V, but some OEMs have extended this to 3V. The profile shown in the datasheet illustrates output perfornance at a point exceeding customer requirements, but still meeting the minimum input voltage requirement for the device. The output load condition is the IL current shown on the V(driver) waveform.

  • The following is JASO standard. (JASO D001-94 5.2)

    • 12V Battery Type-1  --> 6V(Low)  <-> 8V(High), 1~5Hz Sin Wave or Square pulse
    • 12V Battery Type-2  --> 5V(Low)  <-> 8V(High), 1~5Hz Sin Wave or Square pulse
    • 24V Battery             --> 10V(Low) <-> 16V(High), 1~5Hz Sin Wave or Square pulse

    Some customers in Japan are requiring below 5V, around 3V. However, we need confirm the voltage slope of down and up.

    I can see the load current on V(driver) waveform. It mean the constant current load was changed when V(driver) was down or up?  

  • Yes, the load current was changed as Vdriver was changed. The maximum load current specification is reduced in boost mode.