This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74HC595: Technical issues

Part Number: SN74HC595

Hi team,

I have a shifted left Qa-Qh problem before RCLK 0-1 (after set up when RCLK 1-1 and 7 bits of input SRSCL, SER received) after 0-1 RCLK, Qa-Qh is ok, but it fluctuates betwen shifted and right states each RCLK. 
What shall I do to avoid shifted Qa-Qh before 0-1 RCLK?

Thank you very much for your help.

Best regards,