SN74LVC1G17: CMOS Inputs slew rate

Eddie Chou

Expert 4710 points

Part Number: SN74LVC1G17

Hi Team,

In our application note, Implications of Slow or Floating CMOS Inputs,

https://www.ti.com/lit/an/scba004e/scba004e.pdf

Our recommend input transition rise/fall rate is 10ns/V (maximum) for LVT/LVC.... families.

is that mean input signal can not faster or slower than 10ns/V?

Thanks & Regards

Eddie

over 2 years ago

0 Clemens Ladisch over 2 years ago

Guru 243850 points

Slew rate would be measures in volts per second. The limit value shown above (measured in seconds per volt) is the reciprocal, so a maximum of 10 ns/V is the same as a minimum slew rate of 0.1 V/ns. Input signals must be faster than that.

0 Eddie Chou over 2 years ago in reply to Clemens Ladisch

TI__Expert 4710 points

Hi Clemens,

Thanks, so above logic families are not suggest for RC reset or low frequency sine wave input?

Thanks & Regards

Eddie

0 Clemens Ladisch over 2 years ago in reply to Eddie Chou

Guru 243850 points

For RC circuits or other slow edges. you need devices with Schmitt-trigger inputs.

0 Emrys Maier over 2 years ago

TI__Guru* 96591 points

Hey Eddie,

The part you're asking about, SN74LVC1G17, is a Schmitt-trigger buffer, so it does not have these same limits. The inputs can be very slow without any problems. Please see our app note regarding Schmitt-trigger devices: https://www.ti.com/lit/SCEA046

Logic

Logic forum

SN74LVC1G17: CMOS Inputs slew rate