How well are the delays matched going from input A to outputs Y0 and Y1?
In the functional diagram, an extra inverter is shown in the path from A to Y1, is there any compensation in the Y0 path to help match the delays (in all cases, assume E/ is low)
