Dear Team,
how critical is this requirement to have the buffer in high impedance during powering up?
May a non-high impedance state of the buffer during powering-up harm the IC somehow?
Thank you,
Michael
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear Team,
how critical is this requirement to have the buffer in high impedance during powering up?
May a non-high impedance state of the buffer during powering-up harm the IC somehow?
Thank you,
Michael