This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
As a digital logic gate, this device has two valid input states, input voltage < VIL, and input voltage > VIH. Input voltages between these limits, or floating inputs, are invalid, and the behaviour of the outputs is undefined (they might drive low, or high, or oscillate).
Thank you for your reply,now I have given a valid input and below are my observations.
case:1 -->Vinput = 0.6V which is a valid value, but the output is still oscillating. (following the input)?
case2: Vinput = 0, but the output is still oscillating.
case3: Vinput = 3.3, but the output is still oscillating.
Output is not behaving as per datasheet, could you please help to understand.
An IBIS model does not replicate functionality - it only replicates the input impedance and output waveform.
You can think of it like a waveform recorder. We record a waveform of our device under different conditions, then when you trigger the IBIS model, it plays back that waveform at the output. They are very helpful with understanding signal integrity issues, but are not helpful for system-level simulation. For that, we recommend using our behavioral PSpice models.