SN74GTL2003 timing mismatch

Alvaro Aguilar

Hi,

I am interested in the timing mismatch from one channel to the next. My application is a unidirectional voltage translation from 3V3 to 1V8, with 3V3 on Dn side and 1V8 on Sn side.

I have 4 critical signals that need to match very well. A fixed delay is ok, but the delays should be matching between these four signals

Thanks,

Alvaro

over 8 years ago

0 Emrys Maier over 8 years ago

TI__Guru* 96591 points

The timing mismatch between channels is known as 'skew,' or 't_sk.' Unfortunately, I have not been able to find any data regarding skew for this part. I know that skew increases with number of channels, but that doesn't really help you. I will ask one of our test engineers to look into this further to see if any skew data was recorded and I'm just not finding it.

0 Emrys Maier over 8 years ago in reply to Emrys Maier

TI__Guru* 96591 points

I have verified that we don't have any skew data for this device.

Logic

Logic forum

SN74GTL2003 timing mismatch