• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 18 subscribers
  • Views 490 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Control Input OE Signal Voltage levels

Felix Arul Rajesh Francis
Intellectual 470 points
Other Parts Discussed in Thread: SN74LVC16373A, SN74AVCH8T245, SN74AVC16T245

We are using the below latch and level translators in our design

1.  SN74LVC16373A - Latch- OE pins are recommended to be pulled high with VCC

2. SN74AVCH8T245 & SN74AVC16T245 - Level Translators - OE pins are recommended to be pulled high with VCCA

In all these scenarios, we have VCC & VCCA are with 1.8V and the respective port Input are of 1.8V logic. Level translators are used for 1.8V to 3.3V translation. 

We are in a situation to control this OE pins through a same external control signal, which is coming out of a CPLD powered with 3.3V.

Kindly  suggest whether can we connect a 3.3V level signals to these OE pins (or) do we need to configure this CPLD pin as Open drain and can have a single pull up resistor to 1.8V and the same line can drive all these OE pins. 

Thanks & Regards,

Felix.

  • 0
    TI__Guru 56070 points
    Hi Felix ,

    The OE pin are capable of accepting >Vcc voltages since they do not have positive esd diodes in the SN74LVC16373A device .
    The translators are capable to accepting and working independent of Vcc , and it should not be a problem to have the connections as you have described here , however I do not own these devices and will loop in the device owners in this.