Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN54LVTH244A-SP: power supply rise time

Part Number: SN54LVTH244A-SP

Team,

Quick question from my customer:

The data sheet for the 54LVTH244A has the following requirements under recommended operation for power supply rise time:

What is the impact to part functionality if the power system does not meet this requirement?  We are not using the  Ioff and Power-Up 3-State Hot Insertion capabilities of the device in our application.

Thanks for your help

  • Hi Michael,

    The application report "Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices" has some detailed information about this.

    You say you aren't using Ioff or Power-Up 3-State, but those aren't feature you can just turn off. They are inherent to the design of the device and will do their jobs every time the power is cycled. To quote the above application report (page 7): With a very fast ramp rate, the [PU3S internal] capacitors may not have sufficient time to stabilize, and the output of the power-up circuitry may turn on the device output earlier than desired.

    If your system doesn't have an issue with the buffer coming on during power-up, then this is fine. It will not damage the TI device.