This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74LVC2G241: 3-state Output Logic

Part Number: SN74LVC2G241


I am wondering how does this chip provide a 3-state Output Logic. I was guessing it has an open-drain or open-collector output to support that. Could you please confirm and as well with an example logic diagram please?