• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 18 subscribers
  • Views 301 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74AUP2G08: SN74AUP2G08 1Y OUTPUT as channel 2 input

Sammi Shang
Expert 4450 points
Part Number: SN74AUP2G08
Other Parts Discussed in Thread: SN74AUP1G97

Dear team,

Could you kindly help confirm if it is OK that the output of channel 1 as the input of channel as below schematic shows?

Thanks.

Best regards,

Sammi

  • 0
    Guru 243110 points

    This is a perfectly valid way of constructing a three-input AND gate.

    What is withh all those RC filters? A time constant of 1 ms will exceed the input transition rise rate limit of 200 ns/V. Such slow edges requires AND gates with Schmitt-trigger inputs, i.e., 2× SN74AUP1G97.