We need suggestion for a 1:4 PERST buffer with 4 OE# that meets PCIe Gen 5 specification. We selected SN74LVC125A buffer but we are not sure whether it meets Trise/fall of PCIe PERST PCIe Gen 5 spec or not. Can you please suggest?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
We need suggestion for a 1:4 PERST buffer with 4 OE# that meets PCIe Gen 5 specification. We selected SN74LVC125A buffer but we are not sure whether it meets Trise/fall of PCIe PERST PCIe Gen 5 spec or not. Can you please suggest?
Hi,
How about the Slew rate for PERST thats defined in Gen 5 spec? Does SN74LVC125A meet the PERSTT slewrate spec?
Sorry, I was not aware that the Gen 5 specification added this requirement (I do not have it).
What are the required rise/fall time limits, at which load?
the Gen 5 spec talks about the Slewrate for PERST signal. Will the 74lvc125a meets this speC?
50 mV/ns means that the rise time of a 3.3 V signal must be at most 66 ns.
The SN74LVC125A's propagation delay, which is the sum of the switching time and the rise time, is less than 10 ns. This is specified for a load of 50 pF, but it should be safe even for longer traces which are a higher load.
I guess the slew rate requirement is there to prevent overly slow open-drain signals.