• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 29 subscribers
  • Views 127 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2432: IOSET

Mari Tsunoda
Intellectual 2775 points
Part Number: AM2432
Other Parts Discussed in Thread: AM2431

Hi Team,

My customer has a question.

About IOSET of RMII, MDIO:
AM2431 data sheet section7.10.5.1 CPSW3G says:
CPSW3G MDIO0, CPSW3G RMII1, CPSW3G RMII2, and CPSW3G RGMII1 have one or more
signals which can be multiplexed to more than one pin. Timing requirements and switching
characteristics defined in this section are only valid for specific pin combinations known as IOSETs.
Valid pin combinations or IOSETs for these interfaces are shown respectively in Table 6-7, Table 6-8,
and Table 6-9.
Question:
Do I have to select IOSET number of MDIO0 and RMII1 the same?
Can I select IOSET2 pins for MDIO0 and IOSET1 pins for RMII1?

Best regards,

Mari Tsunoda

  • +1
    TI__Genius 15672 points

    Hey Mari,

    The second statement is correct. Customer can select IOSET2 pins for MDIO0 and IOSET1 pins for RMII1. The IOSet restrictions are applicable to signals of the same interface, in this case RMII1 and MDIO0 are considered separate unique interfaces despite being so tightly coupled in regards to system-level application.

    Best Regards,

    Zackary Fleenor