• State
  • Locked Locked
  • Replies 4 replies
  • Subscribers 32 subscribers
  • Views 147 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LS0914: CAN Communication is not happening in all the boards

Saurav Kumar
Prodigy 20 points

Part Number: TMS570LS0914

There are few boards where CAN communication is happening.

 

We dont know the exact reason.

 

After interrospection, found the below (highlighted):

  • 0
    Prodigy 20 points

    There are few boards where CAN is not working ..

  • 0 in reply to Saurav Kumar
    TI__Guru**** 200146 points

    There are pending transmission requests. If more than one transmission request is pending, they are serviced due to the priority of the message object, so messages with the highest priority can be placed in the message objects with the lowest numbers.

    Does your board have CAN transceiver? The CAN controller in MCU handles the data link layer of CAN communication, whereas the CAN transceiver handles the physical layer. The CAN transceiver is required for proper CAN communication among boards.

    What is the value of the ES register? and the value of TEC and REC in ERRC register?

  • 0 in reply to QJ Wang
    Prodigy 10 points

    As requested, please find the below register details.

  • 0 in reply to delna mol A S
    TI__Guru**** 200146 points

    Hi,

    The value of ES=229=0xE5 --> BusOff, EWarn, and EPass, and LEC=5 (bit 0 error)

    When busoff occurs, the CAN node is isolated, and can not transmit and receive any message. The root cause of bus0ff is the bit0 error.

    5 Bit0 Error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (logical value '0'), but the monitored bus level was recessive. During Bus-Off recovery, this status is set each time a sequence of 11 recessive bits has been monitored. This enables the CPU to monitor the proceeding of the Bus-Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed).