Is EPIOS a self clocking system or do certain lines (for optimum performance of the EPIOS bus), have to go to a clock input if (for example) one was interfacing between this uController and an FPGA? To put the question another way, do some of the lines of the EPIOS bus have specific functions in some modes?