This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RM48L940: PLL1 and PLL2 frequency settings in development board

Part Number: RM48L940

I am interested to know what are the PLL clock settings done in the development board. I want mainly the register settings for the following fields

For PLL1

1. NR

2. NF

3. OD

4. R

For PLL2

1. NR2

2. NF2

3. OD2

4. R2