Hello,
The datasheet indicates the following:
During the supply ramp, VDD should be kept no more than 0.3 V above VDDIO.
What's happening if it's not the case ?
I am asking this because we are doing the FMEA of our aboard and we need to know the consequence of a failure in our power supplies sequencing.
Best regards,
Clément