• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 81 subscribers
  • Views 90 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28335: TMS320F28335 RINTENA

Guangyan Liu
Intellectual 2130 points
Part Number: TMS320F28335
Other Parts Discussed in Thread: C2000WARE

Dear Expert ,

Good day!

Our customer want to confirm the details of the TMS320F28335 , in the TMS320x2833x, TMS320x2823x Technical Reference Manual chapter  12.12.1 McBSP Receive Interrupt Generation

There is the OR gate with 2 input :RINT and  RINTENA , from the descriptions , the RINTENA looks like the enable trigger of the OR gate , but except this chapter , I can not find any other information about this signal , please help me to confirm the query below 

1 . The RINTENA is the OR gate enable signal or it is one of the OR gate input .

2. Could it be configurated ？If yes , please tell me which register could configurate it  ,if not , the default value is ?

The customer want to program the driver of this device , so they want to confirm the details of this interrupt .

 

BR,

Leon.liu

  • 0
    TI__Guru 71835 points

    Guangyan,

    Customer is correct that this is the enable signal for any of the interrupt sources coming from the previous mux. 

    The OR gate image is incorrect, this should have been AND gate drawing and is how this is logically implemented.  I will file a bug against the TRM to get this image fixed.

    RINT ENA control is in the MFFINT register, bit 2.

    If customer is using our bit field header files in C2000Ware the C instruction for McBSP A would be:

    McbspaRegs.MFFINT.bit.RINT = 1;

    Best,
    Matthew