This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

24 ADC registers

Other Parts Discussed in Thread: CONTROLSUITE

On the 28377D or 28375D, the datasheet shows 24 inputs for the ADC.  However the documentation for these partrs only shows 16 ADC inputs for the ADCA-D modules it only has 16 SOCs...  and a 16 input MUX..

While I can see the pattern, and 'ASSUME' I would do things like :

AdcaRegs.ADCSOC#CTL.bit.CHSEL = ?? etc...

AdcbRegs.ADCSOC#CTL.bit.CHSEL = ??

where # would be 0-23

This means that various registers in the documentation are invalid... because they only support up to 16... so where is the updated documentation regarding the 24 ADCs?  is there an errata or other amendum section that just states what changes you made where to support this?  Thanks.

I have to be sure I'm programming/setting up the ADCs correctly, and have to be sure that they all interface with the CLA etc... I assume the round robin/high prioritys are set the same, but now accept up to 24 inputs...  If you could clarify changes for the 24 inputs that would be appreciated.

Thanks.

  • Rob,

    The 24 inputs are the total number available for the entire device, contributed by the 4 ADC modules.

    If you look at the Signal Descriptions table under the Terminal Configuration and Functions chapter, you can find all 24 signals enumerated by the ADC module letter and channel number.

    -Tommy
  • Yes, the table you mention shows the pin descriptions, but where is the associated documentation for the programming side?

    If I go to:

    www.ti.com/.../TMS320F28375D

    and click on:

    www.ti.com/.../spruhm8e.pdf

    go to section 10.1.2 for example, it still shows a 16 input mux, even though the pinout shows 6 ADC inputs per ADC

    or if you go to table 10-12, notice how it only lists to SOC15 (0-15 = 16 SOC)

    So on the programming side where is the 'update' to account for the extra inputs?

    or table 10-20, the int sel needs to show EOC from 0-23 correct? I can generally follow the pattern, but I need to be sure that is how it is working. using table 10-20 as an example, are you now using the reserved bit 4 for the extra ADC's since you only used 4 bits for the 0-15...

    It' snot that I need to know which bits you use, I just don't want to 'assume' something (follow the pattern) and have the pattern break somewhere.

    Can you confirm that I just follow the general pattern and extend it from 0-15 to 0-23? Is there any exceptions to this? Alternately where is the updated documentation for the 24 inputs.

    Thanks.
  • Rob,

    Each ADC has its own set of configuration registers and they operate independently of each other. The theoretical maximum number of supported inputs for 4 ADCs with 16 channels each would be 4x16 = 64 inputs. This device only has 24 inputs distributed between the 4 ADCs.

    I would recommend that you download controlSUITE and reference the ADC software examples to see how this works.

    -Tommy
  • Rob: I might also recommend taking a look at Figure 9-1 of this device's current TRM.
  • That helps a lot.

    So your saying that if I physically wire some input to ADCINA0, then I would have to set the SOC input to read ADCIN0 to read what is wired up to the physical ADCINA0 pin.

    So in effect whatever Is hard wired to the associated Input pins can only be read on the associated ADCA,B,C,D, as seen in diagram 9-1.

    I assume there is a typo on figure 9-1... it doesn't show ADCINC0 and ADCINC1 correct? as such it's only showing 22 inputs not 24...

    I think I understand now how your getting the 24 inputs into the part.

    THanks.
  • No, its not a typo - there is not an ADCINC0 or ADCINC1. However, note that there is a ADCIN14 & ADCIN15.