• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 81 subscribers
  • Views 391 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320C28346: Erase flash issue

Emma Wang
Expert 4600 points
Part Number: TMS320C28346

Hi expert,

My customer use C28346 with external NORFLASH S29AL016(using XINTF).

however, they meet a problem, that when erasing the flash, the SCI interrupt can not be responese.

they did not disable the interrupt. and since the erasing flash need too much time, they want to use SCI interrupt to check the status.

I confirmed with customer they did not use XINTF interrupt. they put it in the thread.

and the SCI interrupt is enabled as shown in the register.

could you kindly point out the method to get the interrupt respones while erasing the flash?

BR

Emma

  • 0
    TI__Guru 71815 points

    Emma,

    I would recommend the customer look at the below(I believe the issue is that by default ISRs will block other Interrupts until completion, this can be worked around):

    WIKI Article on Interrupt Nesting

    Example in Control Suite on SW Prioritized ISRs here:

    C:\ti\controlSUITEdevice_support\c2834x\v112\DSP2834x_examples_ccsv4\sw_prioritized_interrupts 


    Best,

    Matthew

  • 0 in reply to MatthewPate
    TI__Expert 4600 points

    Matthew，

    what do you mean by default ISRs? 

    looking through the article you mentioned, does this mean check INTM/DBGM can easily indicate there is already an ISR running?

     

    BR

    emma

  • 0 in reply to Emma Wang
    TI__Guru 71815 points

    Emma,

    I meant the default or standard action of any ISR received by the C2000 core/PIE is to disable the INTM/DBGM on entry and then restore it on exit.  If customer wishes to process another ISR while the flash is programming, they will need to manually enable the INTM as well as the appropriate PIE bit.  This should be covered in the articles I attached.

    Best,
    Matthew