This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: TMS320F2808
For the SPI ports on the TMS320F2808, in Master mode, the setup time for SPISOM is specified in the datasheet as 35ns min.
Is the setup time a function of die geometry and temperature only?
Can TI provide data for this parameter that characterizes it over temperature and speed grades?
I am trying to get in contact with our design team to see if we have that data to provide you with. Please give me a few days to do so. I will get back to you as soon as I have an update.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Marlyn Rosales Castaneda20:
In reply to Eric Mac:
The setup time is primarily determined by the load on SPICLK, process and voltage. The die geometry and temperature also play a role, but this is insignificant.
Were you concerned about temperature variation making a difference, or why is the data needed?
It appears the setup time in the environment we are running is less than 35ns. I would like to characterize, if possible, the setup time operating at 50C, with a nominal load on the SPI CLOCK and nominal voltage.
Is the voltage dependency on the I/O cell voltage or the core voltage?
Eric Mac I would like to characterize, if possible, the setup time operating at 50C, with a nominal load on the SPI CLOCK and nominal voltage.
Unfortunately, we do not have that data to provide you with. We can only ensure that with a setup time of 35ns the device will operate under all possible conditions.
Eric MacIs the voltage dependency on the I/O cell voltage or the core voltage?
I reached out to the design team. I'll let you know what they say as soon as they get back to me.
The voltage dependency is both on the I/O cell voltage and the core voltage.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.