This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • TI Thinks Resolved

TMS320F2808: SPI Master, Characterizing Setup time for SPISOM

Intellectual 395 points

Replies: 6

Views: 104

Part Number: TMS320F2808

For the SPI ports on the TMS320F2808, in Master mode, the setup time for SPISOM is specified in the datasheet as 35ns min.

Is the setup time a function of die geometry and temperature only?

Can TI  provide data for this parameter that characterizes it over temperature and speed grades?

Thanks

  • Hi Eric,

    I am trying to get in contact with our design team to see if we have that data to provide you with. Please give me a few days to do so. I will get back to you as soon as I have an update.

    Best Regards,

    Marlyn

  • In reply to Marlyn Rosales Castaneda20:

    Thanks Marlyn.

  • In reply to Eric Mac:

    Eric,

    The setup time is primarily determined by the load on SPICLK, process and voltage. The die geometry and temperature also play a role, but this is insignificant.

    Were you concerned about temperature variation making a difference, or why is the data needed?

    Best Regards,

    Marlyn

  • In reply to Marlyn Rosales Castaneda20:

    Marlyn,

    It appears the setup time in the environment we are running is less than 35ns. I would like to characterize, if possible, the setup time operating at 50C, with a nominal load on the SPI CLOCK and nominal voltage.

    Is the voltage dependency on the I/O cell voltage or the core voltage?

  • In reply to Eric Mac:

    Hi Eric,

    Eric Mac
    I would like to characterize, if possible, the setup time operating at 50C, with a nominal load on the SPI CLOCK and nominal voltage.

     

    Unfortunately, we do not have that data to provide you with. We can only ensure that with a setup time of 35ns the device will operate under all possible conditions.

    Eric Mac
    Is the voltage dependency on the I/O cell voltage or the core voltage?

    I reached out to the design team. I'll let you know what they say as soon as they get back to me.

    Best Regards,

    Marlyn

  • In reply to Marlyn Rosales Castaneda20:

    Eric,

    The voltage dependency is both on the I/O cell voltage and the core voltage.

    Best Regards,

    Marlyn

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.