• Resolved

WEBENCH® Tools/TMS320F28377D: Sampling capacitor selection according to sampling frequency

Intellectual 560 points

Replies: 6

Views: 75

Part Number: TMS320F28377D

Tool/software: WEBENCH® Design Tools

Hello,

For my experiment I am using switching frequency is 50KHz and ADC sampling frequency should be 4 or 5 times larger than switching frequency. i want to design RC bucket circuit and ACQPS for 200KHZ sampling frequency. i have selected CS 2nF. is it right for 200KHZ sampling frequency? Do is need to increase or decrease CS ? I am not sure if i can increase or decrease CS as sampling frequency goes higher.  TI recommends that CS should be at least 10 or 20 times larger than CH. and how can i select RS too? I did the calculation for ACQPS is it right  or not ? I still don't understand relationship between ADC sampling and charge circuit bucket circuit

  • Hi Shah,

    Your calculations look correct. 

    Note that predicted S+H time is 825ns.  The ADC conversion time is about 215ns, so the total sample time will be a little over 1us.  If you need 4 samples per 1/50kHz this will be fast enough (but maybe you also care about latency?).  You are correct that you may want to reduce Cs to get the input to settle faster so you can sample faster.  Reducing the R-C is usually not an issue as long as you don't make C much below ~20 x Ch.  

    Selecting R is going to be based on the op-amp or other circuit driving this circuit.  How much capacitance can it drive? Increasing R increases the R-C time constant, but allows the amp/driver some isolation from the capacitive load.  Usually this is in the ballpark of 10-100 ohms.  

    The following training presentations discuss S+H design in greater depth:  https://training.ti.com/ti-precision-labs-adcs-introduction-sar-adc-front-end-component-selection

    Did a reply answer your question? If yes, please click the "Resolved" button located at the bottom of that post.
    Visit these helpful C2000 Links!

    C2000 TI Wiki Pages
    TI Forum Sitemap

    ControlSUITE
    C2000 Getting Started

    CLA FAQs
    Workshop Material!

  • In reply to Devin Cottier:

    i have changed value of CS and RS CS=400pF and RS=50ohm( 50ohm is ok for TLV6001 OPAMP). now calculated S+H time is 162ns, so total sample time is 235ns+215=377ns.( ADC conversion time which is 215ns you mentioned is it fixed or how you found it?). Now fsample is 2.6MHZ. Is it ok for 50kHZ switchig frequency ?  i have one  more question as i told you PWM switching frequency is 50KHZ and i am using this PWM to trigger ADC SOC. so ADC frequency is same as PWM it means my ADC frequency is also 50KHZ but i have i have calculated total sampling time is 377ns they are not similar. or i need to trigger ADC with other PWM whose frequncy is same with calculated sampling time 377ns  i am confused about this  

  • In reply to shah zaman:

    Hi Shah,

    Note that the S+H time is only configurable in steps of 5ns if the SYSCLK is 200MHz, so you won't be able to exactly configure 377ns; you should round this up to 380ns.  

    You can get the exact ADC conversion time from the datasheet or TRM "ADC Timing Diagrams" section: 

    The S+H + Conversion time determine how long it takes the ADC to sample and convert after a trigger is received; you still have to trigger the ADC at whatever rate you want.  If you use a 50kHz ePWM to trigger the ADC then the sample rate will be 50kHz (and each sample will be available about 380 ns after each trigger).

    If you want to sample faster, but still synchronized with the ePWM, you can either run a 2nd ePWM at some multiple faster than the primary ePWM or you can use SOCA and SOCB from multiple sync'ed PWMs to generate multiple triggers (this second case would be used if you want the triggers at specific points in the ePWM cycle instead of evenly spaced).   

    Did a reply answer your question? If yes, please click the "Resolved" button located at the bottom of that post.
    Visit these helpful C2000 Links!

    C2000 TI Wiki Pages
    TI Forum Sitemap

    ControlSUITE
    C2000 Getting Started

    CLA FAQs
    Workshop Material!

  • In reply to Devin Cottier:

    thank you very much i now understand

  • In reply to Devin Cottier:

    yes i want faster sample. so i used secondary PWM of 500KHZ switching frequency to trigger ADC then ADC sample rate is 500KHZ and my primary PWM switching frequency is 50KHZ. i am still confused that how much CS and RS i should select for 500KHZ ADC sample rate ? i have selected RS=50ohm , CS=1nF, RON = 425ohm, CP =10pF and CH = 14.5pF. now S+H time is 280ns and ACQPS is 55. and ADC conversion time is 204ns and total sample time is 280+208= 488ns. and if i select RS = 100ohm then S+H is 540ns and total sample time is 745ns  or  if i reduce RS = 10 then S+H time 80ns and total sample time will be 285ns and i think its too fast.which one is better for 500KHZ ADC samle rate? CS is 1ns is it too big?  could you please recommend me how much value of CS and RS is should select for ADC having sample rate 500KHZ. thanks  

  • In reply to shah zaman:

    Hi Shah,

    The Cs is mostly just there to prevent the driving op-amp from slewing when the sample occurs.  If external Cs is 20x the internal Ch, then the drop or spike on the pin from Cs equalizing with Ch at the beginning of the sample is not larger than 5% of the range, worst-case.  This should be small enough that the driving op-amp will be settling and not slewing, which should allow for good settling.  

    Rs is just set large enough such that the driving op-amp will not have any stability issues driving Cs and Ch.  This will be very dependent on your particular driver.

    Generally you don't want to rely on Cs and Rs for low-pass filtering.  Increasing either will result in a little more LP filtering at the expense of settling time, but if you want to add an anti-aliasing filter or other filter, you'd generally want to do that in the stage before the ADC driver.

    In general, Cs and Rs are not set based on the sampling frequency, although having a large settling time could limit which sampling frequencies can work.  Having a large settling time could also lead to increased latency, which could be a negative depending on the particular system.

    There is an alternate sizing of Cs where Cs is selected to be around 2^N x Ch (called "charge sharing").  This is used for slow sample rate signals where the driving circuit requirements are to be relaxed.  I don't think this will apply to your use case.    

    Did a reply answer your question? If yes, please click the "Resolved" button located at the bottom of that post.
    Visit these helpful C2000 Links!

    C2000 TI Wiki Pages
    TI Forum Sitemap

    ControlSUITE
    C2000 Getting Started

    CLA FAQs
    Workshop Material!