• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 82 subscribers
  • Views 534 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28335: Can you send me additional information about the state machine embedded in the CAN controller. I need to implement a correction for errata : eCAN: Unexpected Cessation of Transmit Operation. Workaround specifies : The Time-out feature (MOTO)

serge lesbegueries
Prodigy 55 points
Part Number: TMS320F28335


Can you send me additional information about the state machine embedded in the CAN controller.  I need to implement a correction for errata : eCAN: Unexpected Cessation of Transmit Operation.

Workaround specifies : The Time-out feature (MOTO) of the eCAN module may be employed to detect this condition. When this occurs, set and clear the CCR bit (using the CCE bit for verification) to remove the anomalous condition.

Reading data sheet 2.18.2.3 i read : The state machine scans all the time-out registers and compares them to the time stamp counter value. Since all the time out registers are scanned sequentially, it is possible that even though a transmit mailbox has timed out, the TOSn bit is not set ...

How the state machine functions ? (frequency ?)  May i have more information about it ?

How to workaround the specified errata ? ...

Thanks

Lesbegueries Serge

SERMA INGENIERIE

FRANCE

s.lesbegueries@serma.com

  • 0
    TI__Guru* 95315 points

    Serge,

                The User guide talks about a delay in the TOS[n] bit getting set: "Since all the time-out registers are scanned sequentially, there can be a delay before the TOS[n] bit is set".

     

    In the scenario below, the User guide talks about the message going out eventually:

     

    "The time-out registers are implemented as a RAM. The state machine scans all the time-out registers and

    compares them to the time stamp counter value. Since all the time out registers are scanned sequentially,

    it is possible that even though a transmit mailbox has timed out, the TOSn bit is not set. This can happen

    when the mailbox succeeded in transmitting and clearing the TRSn bit before the state machine scans the

    time-out register of that mailbox"