This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
TIDM-02002: What are these IPRIM, IPRIM_TANK, IPRIM_TANK_2, ISEC_TANK, ISEC used for?
Part Number: TIDM-02002
I am asking this for our customer.
1) Why do you need to use high-resolution period?
Do you have waveforms to show the difference with and without high-resolution period?
For examples, the output ripple is much larger if high-resolution period is not used?
2) Will ISR1 needs to run very often?
On Figure 29. Three-Level Nested ISRs of the tech doc, tidueg2.pdf.
We are aware that ISR1 is used to update high-resolution PWM period, etc. for the first time and then be disabled for the second time. ISR1 is triggered only when ISR2 gets a new period. But we think even under stable states, the calculated period should not be the same. For example, it can be 500.1 KHz, 500.0 KHz, 500.2 KHz, 500.1 KHz in every control loop calulation. In this way, the ISR1 should be triggered almost every time to update the new period. However, On Figure 29, it seems ISR1 is only triggered twice while ISR2 (control loop) are triggered many times.
In our understanding, it's not possible for ISR2 to get the same period command all the time because of output ripples. Why are there only ISR1 twice?
Shouldn't there be many twice-triggered ISR1 after every ISR2?
Would you please explain this in more detail?
I will have to follow up with the systems engineers.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Nima Eskandari:
1. We did not compare ripple, but it will show up in the steady state frequency variation and does show up on plant measurement. at 500kHz the step without hi-res will be 5kHz which is very coarse and can trigger limit cycles.
2. Yes understanding is correct, under closed loop ISR1 will run often. The image in the UG is taken on build level 1, to show the nesting behavior of the ISR. The image is taken when a step change from the watch window is commanded and hence it happens only once.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.