According to the datasheet, when the input clock OSCCLK fails, the watch dog counter will stop, so the watch dog reset can not be triggered, right?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
According to the datasheet, when the input clock OSCCLK fails, the watch dog counter will stop, so the watch dog reset can not be triggered, right?
Aki,
You are correct. If OSCCLK fails, the WD will stop. However, failure of OSCCLK will trigger a missing clock detect, and this will reset the device. After coming out of reset, software can check if the OSCCLK has failed and take suitable action. See the TRM SPRU712H, section 3.2.2.
Regards,
David