This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28377S: Does the TI BOOTROM clear the POR bit in the RESC register?

Part Number: TMS320F28377S

Does the TI BOOTROM clear the POR bit in the RESC register?

Section 3.3.1 "Reset Sources" of SPRUHX5F states, "After a reset, the reset cause register (RESC) is updated with the reset cause.  The bits in this register maintain their state across multiple resets.  They can only be cleared by a power-on reset (POR) or by writing ones to the register".

However, Section 3.3.3 "Power-On Reset (POR)" states, "After a POR, the POR and XRSn bits in RESC are set.  These bits are then cleared by the boot ROM."

Why does the BOOTROM clear POR bit in the RESC register?  That makes the bit unusable to our application software.  Does the BOOTROM really clear the POR bit in the RESC register?

Thanks.

Eric

  • Hi Eric,

    Why does the BOOTROM clear POR bit in the RESC register?  That makes the bit unusable to our application software.  Does the BOOTROM really clear the POR bit in the RESC register?

    Yes, BOOTROM clears this bit. Reason for the same is when next time other reset happens and both PORn and XRSn are also set then user will not know exact cause of reset (multiple status bit will be set). BOOTROM stores the BOOT STATUS info at RAM address location "0x0000 002C" which can be used to know this info. Please refer "Table 4-46. CPU1 Boot Status Address" for more detail.

    Regards,

    Vivek Singh

  • OK.  Thanks for info about Table 4-46.  And thanks for the quick response.  That solves our problem.