I ran in to a situation today where the watchdog RTIDWDKEY register was being written to before the watchdog was configured an enabled.
Even though the correct patterns were written in the correct order, the processor was being reset on the write of the second pattern.
Can anyone tell me if this is a known issue? I did not see any warnings in the reference manual or the silicon errata.
Thanks.