• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 80 subscribers
  • Views 467 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430F5500: Fail to take CPU of MSP430FR5549 under JTAG control

Edward Simhaev
Prodigy 110 points

Part Number: MSP430F5500
Other Parts Discussed in Thread: MSP430FR5949, MSP430FR5959

Hello,

I have to develop my own tool for programming flash of MSP430FR5949.
The initialization sequence in my code was implemented according to the manual slau320aj and the example Replicator430FR.
According to initialization sequence which described in par. 2.3.2.2 of the slau320aj the CPU has be taken under JTAG control, and my issue is that the bit TCE0 of JTAG Control Signal register remains 0, i.e. the CPU is not synchronized.

What can be the cause for this behavior?
Please your assistance.

Thanks

  • 0
    TI__Mastermind 40195 points

    What the device you implement the code of slau320aj?

    Use JTAG or SBW?

    Which function you have run successfully in Replicator430FR example?

    I think it  lies on the time sequence.

  • 0
    Prodigy 110 points

    The device used by me is MSP430FR5949 via JTAG.

    The function which I have run successfully is GetCoreipIdXv2() and I have got stuck on waiting for sync in the function SyncJtag_AssertPor().

    Thanks

  • 0
    Guru 34843 points

    First, I don't see any reason for using JTAG instead SBW. Because there is no flashing with FRAM devices, only read and write like with RAM, and SBW is fast enough for this. I am using SBW based on slau320 (rewritten from zero and optimized in assembler). Here is my example with FR5959 target that is identical to your FR5949 device, so maybe it can help. Here is a get device log (compare shifted values with yours) ...

    #2 99 Fuse 4001 8081 4001 4001 4001 4001 4001 4001 Core 1106 Sync D201 Reset WDC w015C:5A80 ...

    After SBW entry sequence, there is JTAG read. Fuse value is read 8 times, than Core ID, and Sync is done in one cycle only. And here is PC side...

    d:\msp>flash -f msp430fr5959_red_blink.txt -w -v

    File: "msp430fr5959_red_blink.txt"
    @4400 64512 bytes
    Total Size: 64512 bytes

    Found master device at COM14

    Get Device
    # JTID Fuse Device Core Hard Soft LotWafer DieX DieY
    2  99   OK   6581  1106  30   30  E1271D07 2F00 1900

    Write  271 ms  231,7 KB/s

    Verify  296 ms  212,6 KB/s

    Release Device

    Total Time: 672 ms

    d:\msp>

    EDIT: What is the device voltage level? FRAM can not start and enter to SBW / JTAG mode if voltage is less than 2V.

**Attention** This is a public forum