Hi,
I would like to add a Laminated chip varistor between GND as a countermeasure against static electricity in the TMS terminal of JTAG. Is there any problem?
Also, should I add varistor to other TDO, TDI, TCK, TEST as well? In that case, what is the maximum capacity of the varistor?
Tahnks,