• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 79 subscribers
  • Views 430 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430F2370: Clock issue with and without JTAG

Y M
Prodigy 20 points

Part Number: MSP430F2370
Other Parts Discussed in Thread: TRF7960

Hi all,

I have an issue with a design around the MSP430F2370.

The software is running fine when the MCU is attached to MSP-FET430UIF, the uart communication is up and data can be exchanged.

This statement is true for both Debug and Release configuration.

However when the system is running in standalone mode (Debug or Release) the uart communication does not work anymore.

A led indicator on the board shows that the MCU speed is not the same with or without JTAG.

When signal SMCLK is observed, I see that its mean value is 6.85Mhz when the JTAG is connected, 3.39 MHz when the JTAG is not connected.

I can't figure out what is the problem.

Is there anyway to check the MCLK on this MCU ?

Do you have any advices to understand and solve this issue ?

Best regards

  • 0
    TI__Mastermind 23715 points

    Hi YM

    May I know which clock source you are using? for example, DCO+FLL or HF XTAL

    Please try run the code example msp430x23x0_fll_01, 02, msp430x23x0_hfxtal.c code on code example https://www.ti.com/tool/download/SLAC131

    you can output MCLK through GPIO. msp430x23x0_hfxtal.c is the reference.

    Thanks

  • 0
    Prodigy 20 points

    Hi,

    Thanks for the suggestions.

    My first thread is incomplete. The hardware schematic we are using is TRF7960 feeding the clock for MSP430F2370 (cf ti document slou 186g).

    The issue is located in the value of SYS_CLK from TRF7960 which is always 3.39 MHz, even when the component is configured  to provide 6.78 MHz or 13.56 MHz, when the JTAG is not connected.

    However when the JTAG is connected, the value of SYS_CLK from TRF7960 is the one configured by the sw.

    I have no idea about this issue in TRF7960, and I think now I am not in the right forum.

    Any advice is welcome anyway !

    Best regards

  • +1 in reply to Y M
    TI__Mastermind 23715 points

    Hi YM

    Could you please close this thread and create the new thread on TRF7960 which is Multiple-Standard Fully Integrated 13.56-MHz RFID Analog Front End and Data-Framing Reader System 

    Thanks!

**Attention** This is a public forum