As I understand it, when the USCI is operated as a master in 3-pin mode, the pin allocated to STE is a 'regular' I/O pin and must be programmed as such. For example on the MSp430F4616, pin 45 is just P7.0.
Am I interpreting this correctly?
Thanks.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
As I understand it, when the USCI is operated as a master in 3-pin mode, the pin allocated to STE is a 'regular' I/O pin and must be programmed as such. For example on the MSp430F4616, pin 45 is just P7.0.
Am I interpreting this correctly?
Thanks.
Yes. For single master SPI, you don't need STE at all. And for combined slave/master operation, STE only handles the immediate need to shut up your outputs, it doesn't remove the need to interpret this signal by software for proper oepration/resetting the USCI etc.David Pfaltzgraff said:Am I interpreting this correctly?
That was what I thought, but I wasnted to be sure before I got in too deep.
Thanks
**Attention** This is a public forum