I'm using THE MSP430F67751 Controller with XT1 Reference Clock of 32.768 kHz.
I can measure 32.767kHz at the ACLK Output.
The PLL-Ratio is 512 and should give me 16.777 MHz.
However the measured Frequency (SMCLK) of DCOCLK is 16.805 MHz. The Deviation makes some trouble in my timing sensitive algorthm. What explains this Deviation?