This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430F6726A: Regarding dynamic change of SMCLK frequency

Part Number: MSP430F6726A

Hi

SMCLK = 8MHz is created by FLL from XT1 = 32KHz and used as the clock of SD24_B.


SMCLK is also used in other modules such as UART.


This time, I want to lower the frequency of SD24_B SMCLK below 8MHz.


However, other modules using SMCLK are still 8MHz.


Is it possible to set the SMCLK frequency setting in FLL to, for example,

1MHz before starting single conversion of SD24_B, and then return it to 8MHz again after the conversion is completed?

Best Regards,

  • Hi, 

    Since the SMCLK can be configured from DCOCLK or DCOCLKDIV, if the DCOCLKDIV (1MHz)=1/8*DCOCLK (8MHz), you can set the SMCLK source to DCOCLKDIV for SD24_B and then switch to DCOCLK after SD conversion. If the UART is set to using 8MHz SMCLK, the UART cannot be used when SMCLK is 1MHz. 

    if DCOCLKDIV cannot be set to 1/8*DCOCLK, and SMCLK source is fixed to come from DCOCLK, you have to configure the DCOCLK to 1MHz for SD24_B and then configure DCOCLK to 8MHz after SD conversion. But this will be introduce the clock stable time latency due to FLL lock time so that the UART communication might be impacted. 

    I found the clock source of SD24_B can be from MCLK. So the best way is to assign MCLK as the SD24_B clock source and assign SMCLK as UART clock source. The MCLK can be set to sourcing from DCOCLK or DCOCLKDIV. Then the UART communication and other peripherals will not be impacted. 

    Thanks, 

    Lixin 

  • Hi, 

    Do you have further questions about this?

    Thanks, 

    Lixin

**Attention** This is a public forum