Hi
SMCLK = 8MHz is created by FLL from XT1 = 32KHz and used as the clock of SD24_B.
SMCLK is also used in other modules such as UART.
This time, I want to lower the frequency of SD24_B SMCLK below 8MHz.
However, other modules using SMCLK are still 8MHz.
Is it possible to set the SMCLK frequency setting in FLL to, for example,
1MHz before starting single conversion of SD24_B, and then return it to 8MHz again after the conversion is completed?
Best Regards,