Hello,
We need to operate a MSP430G2744 with 2 USCIs in Spi Mode, One Interface will act as a Slave in a multislave environment along with other MSP430 Slave devices. The other Interface will act straightforward as Master with one Slave device.
I have some questions regarding the Slave Interface. (UsciA0)
As far as I understood the User Guide and Datasheet, the device will release the MISO Signal and go to high Impendance mode, whenever the STE Signal becomes inactive. I haven´t found anything what describes what happens with MISO if SPI is in 3 Wire configuration. (STE Signal is not asserted to the Slave USCI Module)
Does it mean USCI never releases the MISO Pin when STE is not asserted to the Module, and MOSI will stay in the State of the last transmitted Bit?
The STE Signal is routed to Pins 3.0/3.3. Both Pins share the STE Function with CLK Signal of other Module. Do we need some concepts to prevent shortened circuits on MISO Line?
Is the function of the STE signal the same as an usual Chip Select Signal?
Greetings
Dietrich