This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • Resolved

MSP430F6777A: Which registers does LPM3.5 retention logic affect?

Genius 10560 points

Replies: 4

Views: 68

Part Number: MSP430F6777A

Hi Experts,

There is an explanation of users guide slau208q.pdf page 633 as below.

Which registers does this "LPM3.5 retention logic" affect? Do all of RTC_C registers are protected from write and reset? Or only for the RTC registers which are marked as "not retained"?

Regards,

Uchikoshi

  • Hi Hisao

    It should be  marked as "retained" will be protected during into LPM3.5. 

    Best regards

    Gary

  • In reply to Gary Gao:

    Hi Gary,

    Thank you for your answer.

    So the back-grand of my question is following that as far as using LPM3.5, even if RTCLOCK bit is set to 1, RTC stops after POR/BOR because RTCHOLD bit is initialized to 1. If we do not want to stop RTC calendar, we need not to use LPM3.5.

    Correct?

    Regards

    Hisao Uchikoshi 

  • In reply to Hisao Uchikoshi:

    Hi Hisao

    The RTCHOLD can be retained. The description of the table 24-2 is not very clear, it should be "not fully retained" for "not retained" items. You can see for "not retained" register RTCCTL1 some bits in the register is retained(You can see the note(1) The configuration of these bits is retained during LPMx.5 until LOCKLPM5 is cleared). So you should follow the detail description of each registers not based on the table 24-2

  • In reply to Gary Gao:

    Hi Gary,

    Now I fully understood. Thank you for your explanation.

    Regards,

    Hisao Uchikoshi

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.