This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSP430FR2632: Configure TEST/SBWTCK pin for low-power use

Part Number: MSP430FR2632

Hello,

We have 100k pull-up in TEST/SBWTCK pin (as per recommended design), and we have 30uA too much current using FR2633_UltraLowPower_FourButtons-Demo project.

I removed the pull-up and confirmed there is 30uA extra current because of this pull-up.

How to configure this pin to HIGH or HIGH-IMPEDANCE setting to prevent this current leakage? I cannot find any Px.x number for this pin.

Normally I configure pins like this:

P1OUT = (0);
P1DIR = (GPIO_PIN0 | GPIO_PIN6 | GPIO_PIN7);
P1SEL0 = (GPIO_PIN2 | GPIO_PIN3 | GPIO_PIN4 | GPIO_PIN5);
P1SEL1 = (0);

But cannot find how to configure TEST/SBWTCK out of low state.

Thanks.

**Attention** This is a public forum