This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • TI Thinks Resolved

CC1200: Rise/Fall time definition at 40-MHz Clock Input

Genius 11250 points

Replies: 3

Views: 47

Part Number: CC1200

Hi Team,

Two quick questions.

1. In using TCXO with CMOS buffer, the datasheet says its rise / fall time should be less than 2ns.
    Could you tell me the definition of the period, in other word, please tell me the voltage levels for the 2ns?

2. My customer is just about to switch an attached TCXO from clipped sine type to CMOS buffer type, Do they need to change any registers with this change?

Regards,

Takashi Onawa

  • Genius 287150 points

    1) 20 % - 80 % of full swing

    2) No. Note that a full swing TCXO should be connected directly to a pin and not through a series cap as the clipped sine. 

     

  • In reply to TER:

    Hi TER-san,

    Thanks for your prompt response on this.

    OK, I understood.

    Regarding Question 1, my customer is asking for the source of the information though, is the definition on the datasheet?

    Regards,

    Takashi Onawa

  • Genius 287150 points

    In reply to Takashi Onawa:

    This is based on that the other DIO specifications in the datasheet is given as 20%/ 80 %.  

     

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.